**SUPPORT** 



## Welcome United States Patent and Trademark Office

Wed, 19 Jul 2006, 6:42:59 PM EST

((pipeline functional unit)<in>metadata)

Search Query Display

#6

☐ Search Session History

BROWSE SEARCH IEEE XPLORE GUIDE

Edit an existing query or compose a new query in the Search Query

Display.

## Select a search number (#) to:

- Add a query to the Search Query
   Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

Recent S	Search Queries	Results
<u>#1</u>	((constructing edge-disjoint spanning trees in product networks) <in>metadata)</in>	1
<u>#2</u>	((constructing edge-disjoint spanning trees in product networks) <in>metadata)</in>	1
<u>#3</u>	((pipeline functional unit) <in>metadata)</in>	2
<u>#4</u>	((pipeline functional unit) <in>metadata)</in>	2
<u>#5</u>	((pipeline functional unit) <in>metadata)</in>	2



Help Contact Us Privacy & Security IEEE.org
© Copyright 2006 IEEE – All Rights Reserved

2



## Welcome United States Patent and Trademark Office

☐ Search Results

**BROWSE** 

**SEARCH** 

IEEE XPLORE GUIDE

Search >

SUPPORT

Results for "((pipeline functional unit)<in>metadata)"

Your search matched 2 of 1373978 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer triendly

» Search Options

View Session History

New Search

» Key

IEEE Journal or Magazine

IEE JNL

IEEE JNL

IEE Journal or Magazine

**IEEE CNF** 

IEEE Conference Proceeding

IEE CNF

IEE Conference Proceeding

IEEE STD

IEEE Standard

**Modify Search** 

((pipeline functional unit)<in>metadata)

Check to search only within this results set

Display Format: -

Citation

Citation & Abstract

view selected items

Select All Deselect All

1. Force-directed scheduling for the behavioral synthesis of ASICs

Paulin, P.G.; Knight, J.P.;

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on

Volume 8, Issue 6, June 1989 Page(s):661 - 679

Digital Object Identifier 10.1109/43.31522

AbstractPlus | Full Text: PDF(1684 KB) | IEEE JNL

Rights and Permissions

2. Exploitation of instruction-level parallelism for optimal loop scheduling

Muller, J.; Fimmel, D.; Merker, R.;

Interaction between Compilers and Computer Architectures, 2004, INTERACT-8 2004, Eighth Workshop on

15 Feb. 2004 Page(s):13 - 21

Digital Object Identifier 10.1109/INTERA.2004.1299506

AbstractPlus | Full Text: PDF(1350 KB) | IEEE CNF

Rights and Permissions

Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE - All Rights Reserved

Indexed by Inspec